Session Recording

To access the session recording, you must be logged in and registered for the meeting.

Register NowLog In


Papers

To access paper attachments, you must be logged in and registered for the meeting.

Register NowLog In

Model-Checking I&C Logics - Insights from Over a Decade of Projects in Finland

Antti Pakonen (VTT Technical Research Centre of Finland)

Accessible Formal Verification for Design Assurance of Model Based Critical I&C Systems

Smitha Gautham (Virginia Commonwealth Univ.), Athira Varma Jayakumar (Virginia Commonwealth Univ.), Abhi D. Rajagopala (Virginia Commonwealth Univ.), Carl Elks (Virginia Commonwealth Univ.)

A Pseudo-Exhaustive Software Testing Framework for Embedded Digital Devices in Nuclear Power

Athira Varma Jayakumar (Virginia Commonwealth Univ.), Richard Kuhn (National Institute of Standards and Technology), Brandon Simons (Virginia Commonwealth Univ.), Aidan Collins (Virginia Commonwealth Univ.), Smitha Gautham (Virginia Commonwealth Univ.), Richard Hite (Virginia Commonwealth Univ.), Raghu Kacker (National Institute of Standards and Technology), Abhi D. Rajagopala (Virginia Commonwealth Univ.), Carl Elks (Virginia Commonwealth Univ.)

Model-Based Design Assurance and Verification in the Context of IEC-61508 SIL- 4 Standard

Smitha Gautham (Virginia Commonwealth Univ.), Athira Varma Jayakumar (Virginia Commonwealth Univ.), Richard Hite (Virginia Commonwealth Univ.), Christopher S. Deloglos (Virginia Commonwealth Univ.), Ashraf Tantawy (Virginia Commonwealth Univ.), Matt Gibson (EPRI), Abhi D. Rajagopala (Virginia Commonwealth Univ.), Carl Elks (Virginia Commonwealth Univ.)


Discussion

There are 6 comments in this discussion.

To join the conversation, you must be logged in and registered for the meeting.

Register NowLog In